发明名称 CURSOR CONTROL CIRCUIT
摘要 <p>PURPOSE:To prevent plural cursor pattern data from being outputted by the same timing by disabling a comparator by an output signal of a flip-flop. CONSTITUTION:When a data output is permitted once, until a vertical or horizontal retrace line period end signal is detected, the respective comparators 3, 6 are disabled, and flip-flops 7, 8 are used as its means. The flip-flops 7, 8 are provided on the post-stage of each comparator 3, 6, set by a coincidence signal from the comparators 3, 6, and reset by the retrace line period end signal. In such a way, the coincidence signal is outputted only once in one raster period, and even when a value of each register 2, 5 is rewritten, it is prevented that cursor data are outputted simultaneously.</p>
申请公布号 JPH01169487(A) 申请公布日期 1989.07.04
申请号 JP19870333869 申请日期 1987.12.24
申请人 FUJITSU LTD 发明人 MATSUMOTO MASACHIKA
分类号 G09G5/08;G06F3/048;G06F3/14;G09G1/00;G09G1/16 主分类号 G09G5/08
代理机构 代理人
主权项
地址