首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
VERTICAL MEASUREMENT METHOD FOR BUILDING
摘要
申请公布号
JPS5517469(A)
申请公布日期
1980.02.06
申请号
JP19780090769
申请日期
1978.07.24
申请人
KOMUTA NORIO
发明人
KIMUTA NORIO
分类号
G01C9/12
主分类号
G01C9/12
代理机构
代理人
主权项
地址
您可能感兴趣的专利
FLEXIBLE DISPLAY PANEL
ARRAY SUBSTRATE, METHOD OF PREPARING THE SAME, AND DISPLAY DEVICE
ARRAY SUBSTRATE AND ITS MANUFACTURING METHOD, DISPLAY DEVICE
DISPLAY DEVICE AND ELECTRONIC DEVICE
SEMICONDUCTOR LIGHT EMITTING DEVICE
COPPER ETCHING INTEGRATION SCHEME
Coarse Grid Design Methods and Structures
INTEGRATED CIRCUIT BARRIERLESS MICROFLUIDIC CHANNEL
METHODS OF PERFORMING FIN CUT ETCH PROCESSES FOR FINFET SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES
Disposable Pillars for Contact Information
SPATIALLY LIMITED PROCESSING OF A SUBSTRATE
LOW TEMPERATURE FABRICATION OF LATERAL THIN FILM VARISTOR
MASS SPECTROMETRY ANALYSIS OF MICROORGANISMS IN SAMPLES
SELF-ALIGNED GATED EMITTER TIP ARRAYS
ARC QUENCHING CHAMBER INSERT
NIOBIUM GRANULATED POWDER PRODUCTION METHOD
SEMICONDUCTOR MEMORY DEVICE AND MEMORY SYSTEM
Electronic Device
NONVOLATILE MEMORY DEVICES, MEMORY SYSTEMS AND RELATED CONTROL METHODS
Semiconductor device with initialization operation and boot-up operation
