发明名称 |
Frequency detection circuit and reception circuit |
摘要 |
A frequency detection circuit includes: a first comparison circuit configured to output a first comparison result produced by comparison between a second threshold value higher than a first threshold value; a second comparison circuit configured to output a second comparison result produced by comparison between a third threshold value lower than the first threshold value; a third comparison circuit configured to output a third comparison result produced by comparison between the input data, and the first threshold value at second timing of a second clock; a phase detector configured to determine in which one of the areas an edge of the input data is positioned among the three areas produced by dividing a phase in a one-bit width time into three areas; and a phase rotation detector configured to detect a rotation direction of the phase based on a change of a detection result in the phase detector. |
申请公布号 |
US9520883(B2) |
申请公布日期 |
2016.12.13 |
申请号 |
US201514834927 |
申请日期 |
2015.08.25 |
申请人 |
FUJITSU LIMITED |
发明人 |
Shibasaki Takayuki |
分类号 |
H03L7/06;H03L7/085;H03L7/087;H03L7/089 |
主分类号 |
H03L7/06 |
代理机构 |
Arent Fox LLP |
代理人 |
Arent Fox LLP |
主权项 |
1. A frequency detection circuit comprising:
a first comparison circuit configured to output a first comparison result produced by comparison between a second threshold value higher than a first threshold value corresponding to a center value of an amplitude level of input data, and the input data at first timing of a first clock; a second comparison circuit configured to output a second comparison result produced by comparison between a third threshold value lower than the first threshold value, and the input data at the first timing; a third comparison circuit configured to output a third comparison result produced by comparison between the input data, and the first threshold value at second timing of a second clock having a phase shifted from that of the first clock; a phase detector configured to determine in which one of the areas an edge of the input data is positioned among the three areas produced by dividing a phase in a one-bit width time into three areas based on the first comparison result, the second comparison result, and the third comparison result; and a phase rotation detector configured to detect a rotation direction of the phase based on a change of a detection result in the phase detector so as to determine whether a second frequency of the first clock or the second clock is higher or lower with respect to a first frequency of the input data. |
地址 |
Kawasaki JP |