发明名称 |
Continuously adaptive phase locked loop synthesizer |
摘要 |
A continuously adaptive phase locked loop synthesizer is disclosed in which error correction pulses from a phase detector are separated into narrow pulse width and wide pulse width pulses. The wide pulse width pulses are coupled to the loop filter to enable a rapid charge of the loop filter to provide a VCO control voltage on a control line connected to the output of the loop filter. The narrow pulse width pulses are filtered by a narrow bandwidth filter before being applied to the loop filter thus enabling a slow charge of the loop filter. The narrow bandwidth filter is decoupled from the control line but referenced to the control line voltage.
|
申请公布号 |
US4885553(A) |
申请公布日期 |
1989.12.05 |
申请号 |
US19880278052 |
申请日期 |
1988.11.30 |
申请人 |
MOTOROLA, INC. |
发明人 |
HIETALA, ALEXANDER W.;GILLIG, STEVEN F. |
分类号 |
H03L7/18;H03L7/089;H03L7/10;H03L7/107;H03L7/183 |
主分类号 |
H03L7/18 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|