发明名称 |
Disabling portions of memory with non-deterministic errors |
摘要 |
Systems and methods are disclosed herein for identifying and avoiding attempts to access a defective portion of memory. Various techniques are provided for detecting a defect in a portion of memory and dynamically avoiding future attempts to access the defective portion of memory. More specifically, the techniques detect and avoid both hard and erratic errors.
|
申请公布号 |
US2008010566(A1) |
申请公布日期 |
2008.01.10 |
申请号 |
US20060472870 |
申请日期 |
2006.06.21 |
申请人 |
CHANG TSUNG-YUNG JONATHAN;SRIVASTAVA DURGESH;SHOEMAKER JONATHAN;BENOIT JOHN |
发明人 |
CHANG TSUNG-YUNG (JONATHAN);SRIVASTAVA DURGESH;SHOEMAKER JONATHAN;BENOIT JOHN |
分类号 |
G11C29/00 |
主分类号 |
G11C29/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|