发明名称 Semiconductor device and test method thereof
摘要 Data read out from each memory cell in a memory cell array is compared with an expected value by a comparator, and the quality of a memory cell is determined by performing program verify and erase verify. Based on the comparison result of the comparator, a detected defective cell is repaired by replacing it with a spare cell. Every time a defective cell is replaced with a spare cell, information on the defective cell is stored in a register, and whether a defective cell exists and whether the repair is possible are determined on the basis of the information. When the repair is possible, a control circuit is caused to execute control, and a detected defective cell is repaired by replacing it with a spare cell. When the repair is impossible, the defect repair stops.
申请公布号 US7116592(B2) 申请公布日期 2006.10.03
申请号 US20050130141 申请日期 2005.05.17
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 TAKEDA SHINJI;HIRATA YOSHIHARU;KUZUNO NAOKAZU
分类号 G01R31/28;G11C29/00;G11C16/02;G11C16/06;G11C29/04;G11C29/12;G11C29/44;G11C29/56;H01L21/822;H01L27/04 主分类号 G01R31/28
代理机构 代理人
主权项
地址