发明名称 Scan stream sequencing for testing integrated circuits
摘要 A system and method for processing scan data for integrated circuit testing. Scan data is divided into three groups of scan data segments: scan-in data segments, scan-out data segments and scan-mask data segments. The sequence of scan data segments in each group constitutes the operative test data in a scan stream. Each scan stream is represented by a table having a row corresponding to each scan data segment in the stream. Each row has four fields: a start address, a segment length, a start pad length and an end pad length. The start address is a pointer to the scan data segment in memory where the scan data segment is stored in a contiguous portion of memory. Scan data segment length is the length in bits of the segment. Start pad length is a delay value measured in number of scan clock cycles that must elapse before processing the respective segment in the scan stream. End pad length is a delay value measured in number of scan clock cycles that must elapse before processing the next start pad length and scan data segment in the scan stream. Scan streams consist of the bit sequence of segment data interposed by dummy data corresponding in length to the start pad and end pad lengths. Scan streams are interleaved by using the pad lengths to time the processing of scan data segments.
申请公布号 US2004255212(A1) 申请公布日期 2004.12.16
申请号 US20040861587 申请日期 2004.06.04
申请人 发明人 CULLEN JAMIE S.;WEST BURNELL G.
分类号 G01R31/28;G01R31/317;G01R31/3185;G01R31/319;G11C29/56;(IPC1-7):G01R31/28 主分类号 G01R31/28
代理机构 代理人
主权项
地址