发明名称 DATA STORAGE AND CACHING ARCHITECTURE
摘要 PROBLEM TO BE SOLVED: To provide an improved technology to transfer buffer data between a host and a data storage device. SOLUTION: In this architecture, it is provided with a host pointer, which links an extent record to a next host extent record in a host extent record set, and a storage device pointer, which links the extent record to a next storage device extent record in a storage device extent record set. In addition, a system to transfer data between a host and a storage device is provided. In the system, an extent table is related to the data buffer, and the extent table includes at least one extent record, an LBA chain table that is connected to the host and the extent table, and a track section table that is connected to the storage device and the extent table. COPYRIGHT: (C)2005,JPO&NCIPI
申请公布号 JP2004295893(A) 申请公布日期 2004.10.21
申请号 JP20040093642 申请日期 2004.03.26
申请人 STMICROELECTRONICS INC 发明人 LONGO ALAN;CATALANO GLEN;LAMMERS BRETT;LOTT GLENN ALAN;TEMPERO WILLIAM MORGAN;WILSON AARON WADE
分类号 G06F3/06;G06F12/00;G06F12/08;(IPC1-7):G06F3/06 主分类号 G06F3/06
代理机构 代理人
主权项
地址