发明名称 Method and apparatus for generating memory addresses for testing memory devices
摘要 A counter internal to a memory device for generating memory addresses in physical or logical sequence in non-redundant or redundant memory space, counting up or down in increments of the user's choice. The counter may be advantageously used to generate memory addresses for functional testing of the memory cells within the memory device.
申请公布号 US6049505(A) 申请公布日期 2000.04.11
申请号 US19980083830 申请日期 1998.05.22
申请人 MICRON TECHNOLOGY, INC. 发明人 FISTER, WALLACE E.
分类号 G11C8/02;G11C29/18;(IPC1-7):G11C8/00;G11C7/00 主分类号 G11C8/02
代理机构 代理人
主权项
地址