摘要 |
A reset circuit controlled by a comparator circuit detecting the voltage of the power supply and incorporating a circuit which outputs reset pulses with a constant period and inhibits output of the reset pulses when it receives a reset inhibition pulse from a microcomputer.
|