发明名称 |
SEMICONDUCTOR DEVICE WITH REDUCED VIA RESISTANCE |
摘要 |
A semiconductor interconnect structure that has a first portion included in an upper interconnect level and a second portion included in a lower interconnect level. The semiconductor interconnect structure has a segment of dielectric capping material that is in contact with the bottom of the first portion, which separates, in part, the upper interconnect level from a lower interconnect level. The second portion is in electrical contact with the first portion. |
申请公布号 |
US2016204069(A1) |
申请公布日期 |
2016.07.14 |
申请号 |
US201615078066 |
申请日期 |
2016.03.23 |
申请人 |
International Business Machines Corporation |
发明人 |
Murray Conal E.;Yang Chih-Chao |
分类号 |
H01L23/532;H01L23/522;H01L23/528 |
主分类号 |
H01L23/532 |
代理机构 |
|
代理人 |
|
主权项 |
1. A semiconductor interconnect structure comprising:
a first electrically conductive structure of a first interconnect level, the first electrically conductive structure having a plurality of bottom portions; a dielectric capping layer, at least a portion of the dielectric capping layer being horizontally planar with and in contact with a first bottom portion of the plurality of bottom portions, the portion of the dielectric capping layer being between the first interconnect level and a second interconnect level that is below the first interconnect level; a second electrically conductive structure in the second interconnect level, the second electrically conductive structure being in electrical contact with a second bottom portion of the plurality of bottom portions, the second bottom portion being vertically offset with the first bottom portion such that the second bottom portion is closer to the second electrically conductive structure than the first bottom portion; and a portion of liner material separating, at least in part, the second bottom portion of the first electrically conductive structure from the second electrically conductive structure. |
地址 |
Armoonk NY US |