发明名称 |
Semiconductor integrated circuit device including a plurality of divided sub-bit lines |
摘要 |
A nonvolatile memory of a hierarchical bit line structure having hierarchical bit lines includes a plurality of sub-bit lines. Each sub-bit line is connected to an appropriate main bit line through a first and a second selection MISFET. The first selection MISFET has a thin gate insulating film and is used for read operations only. The second MISFET has a thick gate insulating film and is used at least for write operations. In a write operation, the first selection MISFET has its drain or its gate supplied with a predetermined bias voltage so that the gate insulating film of the transistor will not be subjected to a voltage defeating the dielectric strength of the film.
|
申请公布号 |
US6038170(A) |
申请公布日期 |
2000.03.14 |
申请号 |
US19990241634 |
申请日期 |
1999.02.02 |
申请人 |
HITACHI, LTD. |
发明人 |
SHIBA, KAZUYOSHI |
分类号 |
G11C16/04;G11C7/18;G11C11/4097;G11C16/06;H01L21/8242;H01L21/8247;H01L27/115;H01L29/788;H01L29/792;(IPC1-7):G11C7/00 |
主分类号 |
G11C16/04 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|