发明名称 FLIP-FLOP
摘要 PURPOSE:To allow the flip-flop to be normal in operation as to data transfer regardless of simple constitution without need of an excess component such as a buffer inserted between stages with respect to the flip-flop circuit formed to be a shift register or the like through plural stages of cascade connection of flip-flops. CONSTITUTION:A buffer 41(42) is inserted between a data input terminal of a flip-flop 1(2) and a 1st element of the flip-flop 1(2) implementing switching operation and the said buffer is integrated in each of the flip-flops 1(2). Moreover, a clock application terminal of the master latch section of each flip-flop connects to a path through which a clock reaches in a shortest time from the clock input terminal.
申请公布号 JPH04243313(A) 申请公布日期 1992.08.31
申请号 JP19910017142 申请日期 1991.01.17
申请人 FUJITSU LTD 发明人 OZEKI MASANORI
分类号 G11C19/28;H03K3/037 主分类号 G11C19/28
代理机构 代理人
主权项
地址