首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
Mechanism for collating printed signatures
摘要
申请公布号
GB598255(A)
申请公布日期
1948.02.13
申请号
GB19450011907
申请日期
1945.05.11
申请人
R. W. CRABTREE & SONS LIMITED;THOMAS EWART PHYTHIAN
发明人
分类号
B65H39/055
主分类号
B65H39/055
代理机构
代理人
主权项
地址
您可能感兴趣的专利
HOUSEHOLD UNPOLISHED RICE-HULLING AND WASHING MACHINE
HEAT TREATMENT CONVEYOR OF VESICANT/RESIN PRODUCT
METHOD FOR MANUFACTURING A SHALLOW TRENCH FOR A SEMICONDUCTOR ISOLATION
BILATERAL CURRENT AMPLIFICATION CIRCUIT
FERROELECTRIC RANDOM ACCESS MEMORY HAVING BIT LINE CHARGE PUMPING CIRCUIT
APPARATUS FOR LOCKING COMPUTER AND CONTROL METHOD OF THE SAME
PROCESS FOR PRODUCING A HIGH PERFORMANCE CARBON FIBER WHICH HAS IMPROVED ADHESIVE PROPERTY WITH A MATRIX RESIN
APPARATUS FOR TRACKING SATELLITE OF SATELLITE BROADCAST RECEIVING SYSTEM
METHOD FOR ROUNDING ANGULAR MEMBER
AUTOMATIC CUTTING APPARATUS AND CUTTING METHOD
METHOD FOR MANUFACTURING IMITATION FLOWER PACKAGE FOR CARRYING PERSONAL GIFT ARTICLES AND PRODUCT THEREFROM
OVER CURRENT PROTECTING CIRCUIT OF AN AUTOMATIC VOLTAGE ADJUSTING DEVICE
DEVICE FOR SWITCHING SUB-RATE DATA USING BIT OPERATION
METHOD FOR IMPROVING FLICKER OF LCD MODULE
METHOD OF ENCODING IMAGE BY RELOCATING HUFFMAN TABLE AND APPARATUS FOR ENCODING AND DECODING IMAGE
APPARATUS FOR COMPENSATING FOR CLOCK DELAY
METHOD FOR CONVERTING RECEIVING MODE DEPENDING ON POWER KINDS OF TERMINAL
ANALYSIS METHOD OF LINEAR CIRCUIT NETWORK FOR ANALYZING VOLTAGE DROP IN SEMICONDUCTOR INTEGRATED CIRCUIT AT HIGH SPEED
REFRIGERATOR WITH DISPLAY UNIT AND CONTROL METHOD THEREOF
AUTOMATIC SHUTTER LOCKER
