首页
产品
黄页
商标
征信
会员服务
注册
登录
全部
|
企业名
|
法人/股东/高管
|
品牌/产品
|
地址
|
经营范围
发明名称
CHANNELED SUBSTRATES FOR INTEGRATED OPTICAL DEVICES EMPLOYING OPTICAL FIBERS
摘要
申请公布号
KR20120085794(A)
申请公布日期
2012.08.01
申请号
KR20127010964
申请日期
2010.09.23
申请人
CORNING INCORPORATED
发明人
SUTHERLAND JAMES S.;DEMERITT JEFFERY A.;GRZYBOWSKI RICHARD R.;HEMENWAY JR. BREWSTER R.
分类号
G02B6/12;G02B6/43
主分类号
G02B6/12
代理机构
代理人
主权项
地址
您可能感兴趣的专利
APPARATUS AND METHOD FOR AUTOMATICALLY EXTRACTING AND SEPARATING LIQUID PHASE MIXTURE
INJECTOR FOR COMMON RAIL ENGINE
PUMP APPARATUS UTILIZING HYDRAULIC PRESSURE OF STREAM
FORCIBLE AIR SUPPLY DEVICE OF INCINERATOR
SYSTEM AND METHOD FOR MANAGING PRIVATE KEY
METHOD FOR MANUFACTURING ISOLATION LAYER OF SEMICONDUCTOR DEVICE
DEVICE FOR REDUCING IDLE SPEED OF ENGINE
SEAL TYPE DUSTPROOF RECTANGULAR-COORDINATE ROBOT
COOLING STRUCTURE OF HEAT PROTECTOR
APPARATUS AND METHOD FOR GENERATING FEED VOLTAGE FOR INK JET HEAD
METHOD FOR ADJUSTING SPEAKER VOLUME OF AUDIO SYSTEM PROVIDED WITH MULTI-CHANNEL AMPLIFIER AND APPARATUS FOR THE SAME
APPARATUS FOR EXCHANGING DEFECTIVE INSULATOR IN POWER TRANSMISSION LINE
INSULATION SYSTEM FOR DISTRIBUTION TRANSFORMER
DRAM CELL STRUCTURE AND MANUFACTURING METHOD THEREOF
METHOD FOR FORMING METAL INTERCONNECTION OF SEMICONDUCTOR DEVICE
SEMICONDUCTOR STRUCTURE OF MEMORY DEVICE, COMPOSED OF SUBSTRATE OF FIRST CONDUCTIVITY TYPE, FIRST DOPANT REGION OF SECOND CONDUCTIVITY TYPE, SECOND DOPANT REGION, GATE DIELECTRIC, FIRST GATE CONDUCTOR, AND FIELD-EFFECT TRANSISTOR, AND PROGRAMMING METHOD FOR NON-VOLATILE MEMORY DEVICE
DISPLAY CONTROLLER TO CONNECT MULTIPLE DISPLAYS WITH SINGLE VIDEO CABLE RELATED TO COMPUTER HAVING AT LEAST ONE DISPLAY
A BIODEGRADABLE PLASTIC COMPOSITION, A MOLDED ARTICLE THEREOF AND A METHOD FOR CONTROLLING BIODEGRADATION RATE USING THE SAME COMPOSITION
COMMUNICATION DEVICE FOR SELECTING ENCRYPTION ALGORITHM, COMMUNICATION SYSTEM USING THE SAME, AND ALGORITHM SELECTION METHOD
POSITIVE TYPE PHOTOSENSITIVE COMPOSITION USABLE FOR RECHARGING GAP FORMED BETWEEN SEMICONDUCTOR CHIP AND WAFER IN WAFER-LEVEL PACKAGE
