发明名称 |
HARDWARE TRIGGERED DATA CACHE LINE PRE-ALLOCATION |
摘要 |
A computer system includes a data cache supported by a copy-back buffer and pre- allocation request stack. A programmable trigger mechanism inspects each store operation made by the processor to the data cache to see if a next cache line should be pre-allocated. If the store operation memory address occurs within a range defined by START and END programmable registers, then the next cache line that includes a memory address within that defined by a programmable STRIDE register is requested for pre-allocation. Bunches of pre-allocation requests are organized and scheduled by the pre-allocation request stack, and will take their turns to allow the cache lines being replaced to be processed through the copy-back buffer. By the time the processor gets to doing the store operation in the next cache line, such cache line has already been pre-allocated and there will be a cache hit, thus saving stall cycles. |
申请公布号 |
WO2008090525(A3) |
申请公布日期 |
2008.09.18 |
申请号 |
WO2008IB50262 |
申请日期 |
2008.01.24 |
申请人 |
NXP B.V.;VAN DE WAERDT, JAN-WILLEM |
发明人 |
VAN DE WAERDT, JAN-WILLEM |
分类号 |
G06F12/08 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|