CABINET FOR ELECTRONIC EQUIPMENT,申请号JP19920348993-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	CABINET FOR ELECTRONIC EQUIPMENT
摘要
申请公布号	JPH06203544(A)	申请公布日期	1994.07.22
申请号	JP19920348993	申请日期	1992.12.28
申请人	SONY CORP	发明人	ONISHI HITOSHI;ISHIBASHI TAKAYUKI
分类号	G11B33/02;(IPC1-7):G11B33/02	主分类号	G11B33/02
代理机构		代理人
主权项
地址

您可能感兴趣的专利

具有电控限位功能的电子系统;ELECTRONIC SYSTEM HAVING FUNCTION OF LOCKING BY ELECTRICALLY CONTROLLED

电子装置;ELECTRONIC APPARATUS

锂二次电池电极用黏着剂之制造方法及锂二次电池电极用黏着剂;METHOD OF MANUFACTURING BINDER FOR ELECTRODE OF LITHIUM ION SECONDARY BATTERY AND BINDER FOR ELECTRODE OF LITHIUM ION SECONDARY BATTERY

二次电池用金属端子被覆树脂薄膜及其制造方法以及电池组

积层装置及积层方法;LAMINATION DEVICE AND LAMINATION METHOD

磁阻结构及其制造方法;MAGNATORESISTIVE STRUCTURE AND METHOD FOR FORMING THE SAME

发光二极体、发光二极体灯及照明装置;LIGHT-EMITTING DIODE, LIGHT-EMITTING DIODE LAMP AND LIGHTING APPARATUS

具有特定电极架构之光伏电池元件;PHOTOVOLTAIC CELL ELEMENT HAVING A SPECIFIC ELECTRODE CONFIGURATION

功率半导体装置、整流装置及电源装置

半导体装置及其制造方法;SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREFOR

具低轮廓接触点之积体电路堆叠;INTEGRATED CIRCUIT STACK WITH LOW PROFILE CONTACTS

积体电路电感器;INTEGRATED CIRCUIT INDUCTOR

薄膜覆晶结构、金属凸块结构与形成薄膜覆晶结构的方法;CHIP ON FLEX STRUCTURE, METAL BUMP STRUCTURE AND METHOD FOR FORMING THE SAME

电流导通元件;CURRENT CONDUCTING ELEMENT

附对准标记的板状物

采用温度控制之磁性自动测试设备（ＡＴＥ）记忆体测试器器件及方法;MAGNETIC AUTOMATIC TEST EQUIPMENT (ATE) MEMORY TESTER DEVICE AND METHOD EMPLOYING TEMPERATURE CONTROL

功率模组;POWER MODULE

晶种层之形成方法、矽膜之成膜方法及成膜装置;METHOD OF FORMING SEED LAYER, METHOD OF FORMING SILICON FILM, AND FILM FORMING APPARATUS

基板镀覆装置及基板镀覆方法;SUBSTRATE PLATING APPARATUS AND SUBSTRATE PLATING METHOD