ELECTROMAGNET,申请号JP19920101373-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	ELECTROMAGNET
摘要
申请公布号	JPH05299241(A)	申请公布日期	1993.11.12
申请号	JP19920101373	申请日期	1992.04.21
申请人	MATSUSHITA ELECTRIC WORKS LTD	发明人	YANO MANABU;YOKOYAMA YOICHI;SHIBATA KIWAMU;KAWAMOTO TETSUYASU
分类号	H01F7/14;H01H51/00;(IPC1-7):H01F7/14	主分类号	H01F7/14
代理机构		代理人
主权项
地址

您可能感兴趣的专利

ALIGNER STRUCTURE AND ALIGNMENT METHOD

RESISTIVE MEMORY ARCHITECTURES WITH MULTIPLE MEMORY CELLS PER ACCESS DEVICE

Method to Minimize MTJ Sidewall Damage and Bottom Electrode Redeposition Using IBE Trimming

MAGNETIC MEMORY DEVICE

SEMICONDUCTOR NANOCRYSTALS, A METHOD FOR PREPARING A SEMICONDUCTOR NANOCRYSTAL, AND PRODUCT INCLUDING SAME

PATTERNED THIN FOIL

MOS VARACTORS AND SEMICONDUCTOR INTEGRATED DEVICES INCLUDING THE SAME

SEMICONDUCTOR FIN FET DEVICE WITH EPITAXIAL SOURCE/DRAIN

III-NITRIDE SEMICONDUCTOR STRUCTURES COMPRISING MULTIPLE SPATIALLY PATTERNED IMPLANTED SPECIES

PARASITIC CHANNEL MITIGATION USING ELEMENTAL DIBORIDE DIFFUSION BARRIER REGIONS

SUPPORT FOR LONG CHANNEL LENGTH NANOWIRE TRANSISTORS

CAPACITOR AND A SEMICONDUCTOR DEVICE INCLUDING THE SAME

MULTILAYER CROWN-SHAPED MIM CAPACITOR AND MANUFACTURING METHOD THEREOF

DEEP TRENCH ISOLATION STRUCTURE IN IMAGE SENSOR DEVICE

SEMICONDUCTOR MEMORY DEVICE

METHOD OF FORMING SEMICONDUCTOR DEVICE INCLUDING EDGE CHIP AND RELATED DEVICE

MICROELECTRONIC PACKAGE WITH HORIZONTAL AND VERTICAL INTERCONNECTIONS

SEMICONDUCTOR DEVICE ALLOWING METAL LAYER ROUTING FORMED DIRECTLY UNDER METAL PAD

APPARATUS AND METHOD FOR PLACING STRESSORS WITHIN AN INTEGRATED CIRCUIT DEVICE TO MANAGE ELECTROMIGRATION FAILURES

MEMORY STRUCTURE