Integrated charge pump circuit with back bias voltage reduction,申请号US19900610191-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	Integrated charge pump circuit with back bias voltage reduction
摘要
申请公布号	US5081371(A)	申请公布日期	1992.01.14
申请号	US19900610191	申请日期	1990.11.07
申请人	U.S. PHILIPS CORP.	发明人	WONG, STEPHEN L.
分类号	H01L21/8234;G05F3/20;G11C5/14;H01L21/822;H01L27/04;H01L27/088;H02M3/07;H03K17/06;H03K17/10	主分类号	H01L21/8234
代理机构		代理人
主权项
地址

您可能感兴趣的专利

System for recycling energy

Photo detection device, photo detection package including the photo detection device, and portable device including the photo detection package

Solar cell using p-i-n nanowire

Structure and method to obtain EOT scaled dielectric stacks

Semiconductor device, active matrix substrate, and display device

Overlapped III-V finfet with doped semiconductor extensions

Multigate metal oxide semiconductor devices and fabrication methods

High voltage lateral double-diffused metal oxide semiconductor field effect transistor (LDMOSFET) having a deep fully depleted drain drift region

Self-aligned III-V MOSFET fabrication with in-situ III-V epitaxy and in-situ metal epitaxy and contact formation

Methods of forming non-continuous conductive layers for conductive structures on an integrated circuit product

Bi-directional silicon controlled rectifier structure

Integrated circuit with electromagnetic energy anomaly detection and processing

Structure of very high insertion loss of the substrate noise decoupling

Copper interconnect with CVD liner and metallic cap

Semiconductor device having mesh-pattern wirings

Integrated circuit packaging system with substrate and method of manufacture thereof

Chip package and method for manufacturing the same

Semiconductor device

Inhibiting propagation of imperfections in semiconductor devices

Method of forming an integrated circuit using a patterned mask layer