Delay network comprising a chain of all-pass sections

摘要

A delay network, having a chain of all-pass sections, each comprising two separate branches, a resistive and a capacitive branch, which terminate in amplifiers with negligible signal consumption whose output signals are combined. This enables an analog delay network to be realized in integrated circuit technology.