| 摘要 |
A cache memory having a plurality of entries includes a hit/miss counter checks a cache hit or a cache miss on each of the plurality of entries, and a write controller which controls an inhibition of a replacement of each of the plurality of entries based on the result of a check made by the hit/miss counter.
|
