发明名称 METHOD OF DETECTING STACKED SLIPPAGE OF MULTILAYER INTERCONNECTION PRINTED BOARD
摘要 PURPOSE:To make it possible to detect the stacked slippage during formation of a multilayer interconnection printed board easily in a short time. CONSTITUTION:Clearances 18 formed by arranging a plurality of pairs of power layers and earth layers in an inner layer of a coupon 13 for detection installed on a multilayer printed wiring board 11 are provided. Patterns 15a and 15b for detection are formed on the surface layer of the coupon 13 for detection so as to extend the region between the clearances 18 of each pair of the power layers and earth layers, and a characteristic impedance of the patterns 15a and 15b for detection is measured, and thereby the stacked slippage of the multilayer printed wiring board 11 is detected.
申请公布号 JPH05335754(A) 申请公布日期 1993.12.17
申请号 JP19920142897 申请日期 1992.06.03
申请人 FUJITSU LTD 发明人 YAJIMA HIDEAKI;NAKAJIMA HIDENAO
分类号 G01R31/02;H05K1/11;H05K3/46;(IPC1-7):H05K3/46 主分类号 G01R31/02
代理机构 代理人
主权项
地址