发明名称 PHASE LOCKED LOOP OSCILLATOR
摘要 PURPOSE:To eliminate isolators and to stabilize the operation by providing a fundamental wave signal stopping circuit, which stops passage of the fundamental wave signal of a transistor TR oscillator, on the output terminal side of a multiplying element. CONSTITUTION:A part of the output of a voltage controlled oscillator 1 is inputted to a sampling phase comparator 4 through an attenuator 9 and has the phase compared with the reference signal inputted from an input terminal 7. The phase difference between the fundamental wave signal of the voltage controlled oscillator 1 and the reference signal is fed back as the detection voltage to the voltage controlled oscillator 1 through a loop filter 5. The output of the voltage controlled oscillator 1 is inputted to a multiplier 6 consisting of an FET 20 and a fundamental signal stopping circuit 21 through a main line 14, and power having a frequency of higher order of the oscillation frequency of the voltage controlled oscillator 1 is outputted from an output terminal 8.
申请公布号 JPS6437120(A) 申请公布日期 1989.02.07
申请号 JP19870192892 申请日期 1987.07.31
申请人 MATSUSHITA ELECTRIC IND CO LTD 发明人 SAKA HIROSHI;MEGATA TSUYOSHI;TANAKA TOSHIHIDE
分类号 H03L7/08 主分类号 H03L7/08
代理机构 代理人
主权项
地址