发明名称 SERVICE INTERRUPTION COMPENSATION SYSTEM OF TIME SHARING MULTIPLEX TRANSMISSION EQUIPMENT
摘要 PURPOSE:To economize the capacity of the battery for service interruption, of the main operation panel, by setting in the batch the addresses of the terminal divices required in case of service interruption to the low rank digit of the address counter, and resetting the address counter by jumping the high rank digit by means of the input of a service interruption signal. CONSTITUTION:The addresses of the terminal devices required in case of service interruption are set in the batch to, for instance, 4 bits, and the output terminal of the 5th bit is connected to the reset terminal R of the address counter (AC)12 through the AND gate 14. The gate 14 is opened by a service interruption input, and at the time of service interruption, the counting is executed by jumping the high rank bits of 5 bits or higher. Moreover, the sending frequency of a transmission signal from the transmission signal generation part 13 is made low by providing the additional counter 15 by which this reset signal is made a clock CL input, and opening and closing the transmission signal sending gate 16 by the frequency dividing output of the counter 15. In this case, the sending rate 17 in case of the stationary time is closed by inputting a service interruption signal. In this way, the quiescent time of a transmission signal is obtained, and in this period, the operation of the terminal device which is not required in case of service interruption is controlled, and therefore, the power consumption of the battery for service interruption, of the main operation panel can be economized remarkably.
申请公布号 JPS5685947(A) 申请公布日期 1981.07.13
申请号 JP19790163089 申请日期 1979.12.15
申请人 MATSUSHITA ELECTRIC WORKS LTD 发明人 TERADA MOTOHARU
分类号 H04J3/00;H04J3/14;H04Q9/00 主分类号 H04J3/00
代理机构 代理人
主权项
地址