发明名称 Vddq integrated circuit testing system and method
摘要 A system for Vddq integrated circuit (IC) testing is described herein. The systems teaches the positioning of a resistive element between a voltage source and the power supply terminal of the IC under test and the approximation of the voltage value at the power supply terminal when the IC is generally in a steady state. Depending on the approximated voltage value, the IC under test may be determined faulty or not.
申请公布号 AU1809202(A) 申请公布日期 2002.06.03
申请号 AU20020018092 申请日期 2001.11.20
申请人 ECOLE DE TECHNOLOGIE SUPERIEURE 发明人 CLAUDE THIBEAULT
分类号 G01R31/30 主分类号 G01R31/30
代理机构 代理人
主权项
地址