发明名称 Multilevel interconnect structure of an integrated circuit having air gaps and pillars separating levels of interconnect
摘要 An improved multilevel interconnect structure is provided. The interconnect structure includes pillars spaced from each other across a wafer. The pillars are placed between levels of interconnect or between an interconnect level and a semiconductor substrate. The pillars are spaced from each other by an air gap, such that each conductor within a level of interconnect is spaced by air from one another. Furthermore, each conductor within one level of interconnect is spaced by air from each conductor within another level of interconnect. Air gaps afford a smaller interlevel and intralevel capacitance within the multilevel interconnect structure, and a smaller parasitic capacitance value affords minimal propagation delay and cross-coupling noise of signals sent through the conductors. The air gaps are formed by dissolving a sacrificial dielectric, and the conductors are prevented from bending or warping in regions removed of sacrificial dielectric by employing anodization on not just the upper surfaces of each conductor, but the sidewalls as well. The upper and sidewall anodization provides a more rigid metal conductor structure than if merely the upper or sidewall surfaces were anodized. Accordingly, the pillars can be spaced further apart and yet provide all necessary support to the overlying conductors.
申请公布号 US5998293(A) 申请公布日期 1999.12.07
申请号 US19980067425 申请日期 1998.04.28
申请人 ADVANCED MICRO DEVCIES, INC. 发明人 DAWSON, ROBERT;MICHAEL, MARK W.;BRENNAN, WILLIAM S.;BANDYOPADHYAY, BASAB;FULFORD, JR., H. JIM;HAUSE, FRED N.
分类号 H01L21/768;H01L23/522;(IPC1-7):H01L21/283 主分类号 H01L21/768
代理机构 代理人
主权项
地址