发明名称 |
High performance implementation of the load reserve instruction in a superscalar microprocessor that supports multi-level cache organizations |
摘要 |
The present invention provides a system and method for efficient execution of load reserve (LARX) and store conditional (STCX) instructions in a superscalar processor. A system for efficiently providing a LARX instruction in a superscalar processor is disclosed. The system comprises a data cache (Dcache) for receiving the LARX instruction. The data cache further includes a decoder means for setting and resetting of a validation of the load reserve instruction, an internal cache for receiving address information and for providing data. The system also includes a register means for receiving the LARX instruction and a controller means for providing a physical address based upon the address information. The system provides for the validation being accomplished in one cycle for the LARX instruction when there is a hit on the internal data cache.
|
申请公布号 |
US5835946(A) |
申请公布日期 |
1998.11.10 |
申请号 |
US19960634907 |
申请日期 |
1996.04.18 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
ALLEN, MICHAEL S.;BEAVERS, BRAD B.;CARGNONI, ROBERT ALAN;NUNEZ, JOSE MELANIO;TODD, DAVID W.;YEN, JEN-TIAN |
分类号 |
G06F9/312;G06F12/08;(IPC1-7):G06F12/00;G06F13/00 |
主分类号 |
G06F9/312 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|